INFORMATION DISCLOSURE CITATION IN AN APPLICATION				ATTY. DOCKET NO. 57454-206		SERIAL NO.		
				APPLICANT Yasuhiro NUNOMURA			8.0	/9283
(PTO-1449)				FILING DATE August 14, 2001		GROUP 85		
		U	S. PATEN	T DOCUMENTS				
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME		CLASS	SUBCLASS FILING DATE		ING DATE
			_					
	<u></u>	FOR	EIGN PAT	TENT DOCUMEN	TS	<u> </u>		
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY		CLASS	SUBCLASS	Translation Yes No	
tet	8-6681	1/12/1996	Japan (w/ English Abstract)				163	
tt	5-28116	2/5/1993	Japan (w/	English Abstract)				
	OTHER	ADT (In als	uding Auch	or, Title, Date, Pe	rtinent I	Pages Etc.)	<u> </u>	1
	"Computer A	rehitecture: T	Design and I	Performance" B W	/ilkinson	. April 30. 19	994. p.	210.
TV	"Computer Architecture: Design and Performance", B. Wilkinson, April 30, 1994, p. 210. "Real-Time Task Scheduling for a Variable Voltage Processor", T. OKUMA et al., The Journal of The Institute of Electronics, Information and Communication Engineers, C Vol. J83-C No. 6, June 2000, pp. 454-462.							
	<u> </u>							
EXAMINE	7 1/~			DATE CONSIDE 8/30/20	RED D4			

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.